<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content="text/html; charset=ISO-8859-1"
http-equiv="Content-Type">
</head>
<body bgcolor="#ffffff" text="#000099">
On 11/12/10 12:21 PM, Keith Roberts wrote:
<blockquote
cite="mid:alpine.LRH.2.00.1011122019220.4125@www.karsites.net"
type="cite">
<pre wrap="">On Fri, 12 Nov 2010, John R Pierce wrote:
</pre>
<blockquote type="cite">that sounds quite likely. some of those
modules have two banks on the<br>
<pre wrap="">single module, and I seriously doubt a system is going to like a single
bank and a dual bank module in a dual channel environment.
I got in the habit a long time ago of *always* using
matched memory modules.
</pre>
</blockquote>
<pre wrap="">
I've learnt my lesson now John.
Well at least I won't mix hi and lo density modules again.
Here's the link for my Asrock m/b:
<a class="moz-txt-link-freetext" href="http://www.crucial.com/uk/store/listparts.aspx?model=K7S8XE%20R3.0">http://www.crucial.com/uk/store/listparts.aspx?model=K7S8XE%20R3.0</a>
It does not support dual channel memory.
</pre>
</blockquote>
<br>
no, but look at these constraints on the memory vs cpu FSB speeds<br>
<a href="http://www.asrock.com/mb/overview.asp?Model=K7S8XE">http://www.asrock.com/mb/overview.asp?Model=K7S8XE</a><br>
<br>
<span class="Apple-style-span" style="border-collapse: separate;
color: rgb(68, 68, 68); font-family: Arial,Tahoma,sans-serif;
font-size: 12px; font-style: normal; font-variant: normal;
font-weight: normal; letter-spacing: normal; line-height: normal;
orphans: 2; text-indent: 0px; text-transform: none; white-space:
normal; widows: 2; word-spacing: 0px;"><span
class="Apple-style-span" style="border-collapse: collapse;
text-align: left;">
<table class="List" style="margin: 1px auto; padding: 0px;
font-size: 12px; font-family: Arial,Tahoma,sans-serif; color:
rgb(68, 68, 68); border-collapse: collapse; border: 1px solid
silver; width: 781px;" border="1">
<tbody>
<tr style="margin: 0px auto; padding: 0px; font-size: 12px;
font-family: Arial,Tahoma,sans-serif; color: rgb(68, 68,
68);">
<td style="margin: 0px auto; padding: 1px; font-size:
12px; font-family: Arial,Tahoma,sans-serif; color:
rgb(68, 68, 68);" align="center" bgcolor="#f5f5f5"
width="15%"><b>CPU</b></td>
<td style="margin: 0px auto; padding: 1px; font-size:
12px; font-family: Arial,Tahoma,sans-serif; color:
rgb(68, 68, 68);" width="85%">- Socket 462, supporting
AMD Athlon, Athlon XP, Duron<br>
- FSB 400/333/266/200 MHz</td>
</tr>
<tr style="margin: 0px auto; padding: 0px; font-size: 12px;
font-family: Arial,Tahoma,sans-serif; color: rgb(68, 68,
68);">
<td style="margin: 0px auto; padding: 1px; font-size:
12px; font-family: Arial,Tahoma,sans-serif; color:
rgb(68, 68, 68);" align="center" bgcolor="#f5f5f5"><b>Chipset</b></td>
<td style="margin: 0px auto; padding: 1px; font-size:
12px; font-family: Arial,Tahoma,sans-serif; color:
rgb(68, 68, 68);">- SiS<sup>®</sup><span
class="Apple-converted-space"> </span>748</td>
</tr>
<tr style="margin: 0px auto; padding: 0px; font-size: 12px;
font-family: Arial,Tahoma,sans-serif; color: rgb(68, 68,
68);">
<td style="margin: 0px auto; padding: 1px; font-size:
12px; font-family: Arial,Tahoma,sans-serif; color:
rgb(68, 68, 68);" align="center" bgcolor="#f5f5f5"><b>Memory</b></td>
<td style="margin: 0px auto; padding: 1px; font-size:
12px; font-family: Arial,Tahoma,sans-serif; color:
rgb(68, 68, 68);">- DDR non-ECC, un-buffered memory<br>
- DDR400, Max. capacity of system memory: 1GB (FSB
400/333 MHz)<font color="red">*</font><br>
- DDR333, Max. capacity of system memory: 2GB (FSB
400/333/266/200 MHz)<br>
- DDR266/200, Max. capacity of system memory: 3GB (FSB
333/266/200 MHz)<br>
<br>
<div class="Notice" style="margin: 2px auto; padding:
2px; font-size: 11px; font-family:
Arial,Tahoma,sans-serif; color: rgb(68, 68, 68);
border: 1px solid silver; background-color: rgb(255,
255, 221); width: 646px; clear: both;"><font
color="red">*</font>According to SiS<sup>®</sup><span
class="Apple-converted-space"> </span>official
document, SiS<sup>®</sup><span
class="Apple-converted-space"> </span>748 chipset
has limitation DDR supports:<br>
CPU at FSB 200MHz mode, it will NOT support DDR400<br>
CPU at FSB 333MHz mode, it will NOT support DDR200<br>
CPU at FSB 400MHz mode, it will NOT support
DDR200/DDR266</div>
</td>
</tr>
</tbody>
</table>
<br>
<br>
I don't know which CPU you have, but, for instance, if its a
400Mhz CPU, you can't use 200/266 memory, and if you're not
using 200/266 memory, you can't have 3 dimms at all. Your
PC2100 is 266Mhz memory.<br>
<br>
And let just toss out that I personally would scrap any
motherboard containing SiS (or VIA) chipsets in a blink if it
was giving me any trouble at all.<br>
</span></span>
</body>
</html>